In this paper, an accurate 3-dimensional (3-D) analytical solution is proposed to calculate the projective capacitances of touch panels. In this study, both simple and complex patterns were investigated for the calculation. We propose a partition strategy to divide a pattern into many rectangular or triangular sub-patterns. Each sub-pattern can be further cut into 2-D slices. The capacitance of a 2-D slice was then solved by our closed-form formulae. The total capacitance of a pattern was obtained by integrating up all the partial capacitances of the slices. In this study, the precision of our analytical method was examined by comparing the simulation results obtained from Q3D
Introduction
The touch panel (TP) has become the most popular user interface (UI) technology in modern smart products such as mobile phones, portable media players and personal com-puters. The applications of TPs are continuously extended. At present, TPs have several package structures: out-cell, on-cell and in-cell. There are ve sensing techniques such as resistive [1] , capacitive [2, 3] , optical [4] , surface wave [5] and electromagnetic methods. In industries, the projected capacitive sensing is the dominant technique for commercial products. The advantages of the projected capacitive TP are that it can support multi-touch functions and thinner, lower-cost packages with higher sensitivity and eciency.
The projected capacitive TP utilizes electrical charges as the information carriers which are easy to interface with the electronic circuits. When the electrical charges on the sensing pads are accumulated from the driving circuit, the sensing circuit will discharge the electrical charges on the sensing pad and count how many charges by a predened reference value. The sensitivity of the projected TP depends on the counts between touched and un-touched conditions. It is important to ensure the performance and signal reliability in the design phase for a good TP. Hence, a precise calculation for the capacitances is critically required to predict the performance of a TP accurately before manufacturing.
In industries, almost all the TP designers rely on numerical tools to calculate the capacitance of a pattern. In addition to conventional diamond structure, there were many patterns proposed to increase the sensitivity of a panel [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] . Lee et al. have analyzed the properties of a TP with a standard pattern of the interlocking diamond shape [18] . They utilized COMSOL Multiphysics TM to assess the electric elds of two conventional electrode patterns. However, numerical techniques usually consume a lot of computing time and memory resource even for simple structures. Still, there are few physical meanings to predict possible trends or design e ects from the numerical results. For closed-form analytical calculation for most cases, conformal mapping is a suitable technique for calculations of electrostatic elds, ideal uids, and heat ows in 2-D problems with simple boundary conditions [19, 20] . Since there are few studies by closed-form analytical solution for TPs in literature, we tried to adopt some analyt-ical methods which were applied for interconnects in ICs to this study [21] [22] [23] [24] [25] .
According to the methods adopted in studies for interconnections in ICs, we proposed a quasi-3D method for the rst time by integrating the analytical solutions of the 2-D slices of the projected capacitive TPs. In our calculations, the e ects of electrical eld shielding and charge sharing were considered and integrated.
In our previous study, our method dealt only with symmetrical structures [26] . In this study, we extended the electrode patterns to be of arbitrary shapes. By suitable partition, the closed-form formulae for symmetrical structures can be utilized for electrodes of arbitrary shapes. In this study, the calculations took two situations, touched and untouched cases, to estimate the sensitivity of a pattern.
This paper is organized as follows: In Section 2, we will explain the principles of our modeling for di erent TP patterns. Section 3 demonstrates the results of some selected patterns from simple to a complex shape. In this section, the results will be compared with those by numerical simulations of Q3D TM . Brief discussion will be also given for each case. Section 4 gives the conclusion for this study.
Modeling principles
According to the development of integrated circuit (IC) technologies, there are a lot of 2-D analytical calculations for interconnects in an IC [21] [22] [23] [24] [25] [26] [27] . In our primary notion, if we can decompose the 3-D structure into many 2-D slices, we can employ these 2-D analytical methods to solve the distributions of the electric elds in a TP by integrating all the solutions of the 2-D slices. Therefore, the total capacitance of a dot on the panel can be obtained by this quasi-3-D method.
. Basic interconnect structures
Let's focus rst on 2-D cases. Based on the concept of niteelement method, a structure of any shape can be decomposed into many small pieces of simple shapes. Then, it can be analyzed by calculating its eld equations in each partitioned area. By suitable partitioning, the properties of this structure can be approached. With similar concepts, the electric elds between two electrodes of arbitrary shapes can be estimated by decomposing it into many small and simple structures. This thesis worked well in the studies by Zhao et al. and Zou's group for the interconnection in ICs [27] [28] [29] . In their studies, they proposed that the capacitance of any rectangular interconnect structure can be modeled and approximated by four types of basic linking models: plate, fringe, terminal, and outer plate as illustrated in Fig. 1 . The symbols utilized in the derivation are also summarized in Table 1 . For the plate structure in Fig. 1(a) , it is composed of two identical conductor edges oriented in parallel, the nor-malized capacitance per unit length can be obtained directly with the width of the conductors and the spacing between them, i.e.
For the fringe structure, in Fig. 1(b) , of two identical conductor edges oriented vertically to each other, the normalized capacitance per unit length can be obtained by conformal transformation of the plate structure or simply approximated by integrating the di erential capacitance along the width of the two conductors with the corresponding spacing. As proposed by Zhao et al., the integration along simple paths would be simpler without signi cant loss in accuracy. The capacitance of this structure can be approximated as
The terminal structure in Fig. 1 (c) counts on the relation between a corner and a conductor edge. The normalized capacitance can be derived as
For the links out of the back of the smaller plate to the larger plane, as shown in Fig. 1(d) , the capacitance would be
Based on the line integrating results of the above four basic structures, the capacitances between conductors in rectangular structures can be estimated by the related formulae.
By the modeling proposed in refs. [27] [28] [29] , the capacitances of several regular interconnect structures in nanometer-scaled ICs can be approximated by summing up the partial capacitance of each basic structure. According to the similarity between the metal interconnection in ICs and in TPs, it is believed that the partition method for the interconnect in ICs can also be applied on those of TPs.
. Cutting electrode structures into 2-D slices
In today's TP technology, a general TP structure is composed of two parts: the indium tin oxide (ITO) traces in X and Y directions. The cross-over of the two directional traces makes an array of capacitors to sense the variations of charges around a local area on the panel. Let's take the popular diamond structure in Fig. 1 which was proposed by Apple Inc. in 2013 as the rst example. As seen in Fig. 2 , the red diamond electrodes are connected horizontally in X ITO traces and the blue ones are in vertical Y traces. For most commercial products, the ITO traces in both directions are grown at the same layer to form a coplanar structure. In order to prevent possible shorts between X and Y traces, bridges are introduced as shown in Fig. 3 (a). Since each crossover point has four neighboring diamonds and this structure is repeated along the panel, these diamonds, as marked by a circle in Fig. 2 , can be a basic unit in calculation with the repeated boundary conditions. Fig. 3(a) . We can make many slices by cutting lines on the surface in Fig. 3(a) . Figure 4 illustrates our method to produce many slices of symmetrical structures. Since the electrode pattern is symmetrical in Fig. 4 , we can divide this structure into the same 4 parts of the same capacitance. This step will make the calculation simpler. In the meanwhile, it should be noted that the e ect of bridge was neglected in this study. For the triangular ABC in Fig. 4 , we can cut further to make the X-and Y-ITO in each slice have the same geometry. However, it should be noted that the width of the conductors in every slice, W i , will change from one slice to another.
For each cutting line, the related cross-sectional structure will look like that in Fig. 5 . After the capacitance of a 2-D slice in Fig. 5 is obtained, the total capacitance in Fig. 4 can be obtained by integrating all partial slice capacitances. The 2-D slice as shown in Fig. 5 was the structure basis in our calculations. We tried to partition all electrode patterns in this study and cut them into the basic slice as in Fig. 5 with di erent geometry parameters.
. Calculation for 2-D symmetrical structures
For the basic 2-D slice as shown in Fig. 5 and Fig. 6(a) , there are 6 parts to be calculated. Since it is still a symmetric structure, it can be folded by regarding there is a vertical conducting plan in the center. We can calculate the partial capacitances for a half part as shown in Fig. 6(b) . Therefore, C in Fig. 5 is 1/2 of C upper−fringe in Fig. 6(b) . In this gure, one can recognize C is equal to a serial connection of two fringe structures as in Fig. 1(b) . Therefore, we can denote the related capacitance as C upper−fringe as show in Fig. 6(b) . The other partial capacitances in Fig. 6(b) can be analyzed in the same way. All the capacitance values from C to C can be derived from the corresponding results in Fig. 6(b) by half.
It should be noted that there might be di erent dielectrics in an area which will make the calculation a little Fig. 3 . This structure can be divided into 6 parts. The geometry parameters are also denoted.
complex. For example, the area for C in Fig. 5 may contain cover glass and air if the thickness of the cover glass, Hg, is less than the width of the electrode, W. Therefore, eqs.
(1)-(4) are too simple to be applied for TP structures. The problems will be solved in the next sections.
. Partial capacitances for the basic slice
For the structure in Fig. 5 or Fig. 6(b) , let's assume all the coplanar conductors are surrounded by the same dielectric material, for example ε dielectric . According to the partition in Fig. 6(b) , the total capacitance C for the basic struc- 
It should be noticed that C upper−terminal cannot be obtained simply by eq. (3) due to its di erent linked area.
To account for the charge distribution and to compensate the eld distortion due to adjacent plate and fringe capacitances, Zhao et al. [27, 28] proposed an empirical approximation for these two corners, i.e.
C lower−ter min
and
Therefore, the total capacitance for the basic slice in Fig. 5 or Fig. 6(a) is
For the TP structures, however, the dielectric layers are di erent above and below the ITO conductors. The above formulae should be modi ed. In our calculation, the dielectric constant was taken as a variable along the integrating path in eqs. (1)-(4) . The derived partial capacitances for the basic slice in Fig. 6(b) are summarized in Table 2 [26, 30] . For present study, the interface e ect on the ow lines of electric elds was neglected. In Table 2 , ε e −fringe and ε e −termianl are e ective dielectric constants by considering the eld ow lines passing through glass and the air.
. Calculation for symmetrical structures
We calculated for two situations: untouched and touched. In general, the dimensions of a capacitive sensing pattern need to take that of a human's nger into consideration. For a too large capacitive sensor on the panel, the user's nger will touch over less than a dot unit. In this case, the sensitivity and linearity of the TP would be deteriorated. On the other hand, it is not cost e ective to make the dots on the panel too small. For most commercial products, the dimensions of a capacitive sensor dot are designed to be at least 50% of the width of a nger. Therefore, in this study, we assumed the basic slice was in a size that can be covered by one nger only. In our calculations, a nger on the panel was represented by a grounded post to be placed on the cover glass.
The basic structure in our calculation can be represented in Fig. 7 . Fig. 7 (a) depicts the schematic structure for the untouched situation. Fig. 7(b) emulates the touched situation. The nger was modeled as a grounded metallic post on the surface. Due to the redistribution of electric elds under the nger, the integration range will be conned under the nger. Therefore, the partitions for the basic structure under untouched and touched situations will be di erent. Figure 8 illustrates more detailed partition and shows the scenario of the touched case. In this case, some coupling e ects become prominent. When the nger touches on the cover glass, the distribution of the electrical elds will change. Figure 9 depicts the e ects of eld shielding and charge sharing as the following.
The rst is eld shielding as illustrated in Fig. 9 (a) which the e ective coupling area between the two ITO surfaces is reduced by the approaching of an additional nger. The second is charge sharing as in Fig. 9(b) . When there are multiple conductors, the ow lines of the electric elds Table 2 : Closed-form formulae for partial capacitances in Fig. 6(b may diverge to neighboring conductor surfaces rather than a single surface. In Fig. 8 , there are ve parts to be calculated. For convenient calculation, the nger was presumed as an in nite ground plane to simplify the mathematical forms of the partial capacitances. Therefore, the integration for every partial capacitance needed to be recalculated to count the e ect of the nger. The derived formulae are summarized in Table 2 . 
. Calculation for asymmetrical structures
The above discussion deals only for the basic structure of two ITO traces of the same widths. By suitable transformation, our formulae in Table 2 can also be applied for asymmetrical structures. For the asymmetrical structure as shown in Fig. 10 with unequal widths, we can employ suitable transformation of the unequal-width structure to utilize the formulae in Table 2 by an e ective width [27] . And the e ective width, W, in Table 2 should be expressed as
where X and Y represent the widths of the two ITO pads in a slice. Therefore, with the transformation by eq. (9), we can also utilize the same formulae in Table 2 by making slices of asymmetrical structures for electrode patterns. The basic structure and the formulae in Table 2 were used for calculation of the patterns in our study.
. Slicing/Integration strategies
In this study, ve patterns from simple to complex were chosen for the investigation. Figure 11 depicts the slicing strategies for 3 simple patterns to make sliced pieces have a basic structure as shown in Fig. 5 or Fig. 10 . For each slice with its capacitance per unit length, the total capacitance for an electrode pattern in Fig. 11 can be integrated as the following.
For the diamond pattern in Fig. 11(a) , the slice capacitance can be denoted as C(W i ), its total capacitance can be calculated as
For the triangle pattern as show in Fig. 11(b) , the total capacitance can be approximated as
With the transformation by eq. (9), one can use the formulae in Table 2 easily to obtain the total capacitance. The slicing strategy was a little complex for the concentric square pattern proposed by Yu et al. [9] in Fig. 11(c) . Figure 12 (a) shows our strategy by dividing the pattern into two parts. For part I, we cut this part into asymmetric slices, as depicted in Fig. 12(b) .
For part II, the sliced pieces are triangles denoted as the original slice in Fig. 12(c) . To calculate its capacitance, the direct way is to recalculate the line integrations for the related partial capacitances in a way similar to those in eqs. (1)- (4) [31] . We can transform the original slice to a triangular slice as the reformed slice in Fig. 12(c) by presuming the capacitances of both slice are very close. In addition, if the lengths X i and Y i in Fig. 12(c) are similar, the capacitance of the reformed slice can be approximated by half of the capacitance of the basic slice as the slice III in Fig. 12(c) . Therefore, by suitable partition without losing too much accuracy, the original triangular slice in Fig. 12(c) can be reformed by regarding it as a symmetrical triangular slice. Therefore, the capacitance of slice II C i tr is presumed to be close to C i . And C i tr is roughly half of the capacitance of the basic structure, slice III.
In our study, the number of triangular slices was not many. The accumulated error in the calculation for triangular parts can be controlled in a limit.
With the basic slice, symmetric or asymmetric, and the triangular slice, we can divide an electrode pattern into a combination of rectangular and triangular patterns. The partition strategy for complex patterns will be shown directly in the next section.
Results and Discussion
In this study, ve TP electrode patterns were selected to investigate the precision of our analytical calculation. In addition to the mentioned diamond, triangle, and concentric square patterns in previous section, two special patterns proposed by HTC Inc. [10] and Raydium Semiconductor Inc. [12, 14] were also investigated.
Our calculation was performed by Matlab TM . The precision of our method was veri ed by comparing the simulation results by Q3D TM which is popular in industries for estimating the capacitance of TPs. In this study, the capacitance of the bridge in each pattern was not considered due to its little e ect on the sensitivity, ∆C. The sensitivity is de ned as the di erence between the capacitance without touch, C UT , and that under touch, C T .
. Diamond pattern
As indicated in Fig. 11(a) , the slicing strategy makes each slice having the symmetrical structure as in Fig. 6 . Table 2 can be applied. ure 13 also shows ve structural variables that can be adjusted, i.e. W, S, T, Hg and ϵg.
In this calculation, S was less than 100 nm for optical requirements. T was less than 1 µm for ITO layers. For all the cases in this study, Hg was selected as 0.7 mm. And ϵg was selected as 7 for tempered cover glass. for other parameters was also studied in our previous report [26] .
. Triangular pattern Figure 11(b) indicates the strategy of slicing for the triangular pattern. Figure 15 shows the structural parameters that can be changed in this investigation. The selected parameters are similar to those for the diamond pattern and indicated in Fig. 16 . While estimating the e ects of other parameters on the capacitances, W = 5 mm, and L = 20 mm. As seen in Fig. 16 , the deviation between our analytical calculation and the numerical results is within 5%. In this case, L was xed as 20 mm while W was changed from 2.5 mm down to 1 mm. It can be con rmed that the transformation by eq. (9) is good for the calculation for the triangular patterns.
. Concentric square pattern[9]
The structural parameters for the concentric square pattern were indicated in Fig. 17 for this calculation. Figure 18 is the e ect of dimensional ratio of Tx/Rx where we kept the total length W = 5 mm. In this gure, it should be noted that the maximal deviation between the analytical results and the simulation results is 5%.
As seen in Fig. 18 , the worst case may be found for small Tx/Rx ratio. The precision of the analytical calculation is good for Tx/Rx larger than 4. In this gure, the capacitances of C U and C UT are underestimated as compared to those by numerical calculation. Even our calculation may arise more errors, it seems that the sensitivity ∆C can tolerate smaller Tx/Rx ratio down to 1 or 2. This nding indicates our approximation in Fig. 12 would result in larger errors in the calculation. One should be careful while making a triangular sub-pattern as in Fig. 12 . For partitions keeping Tx/Rx higher than 2, the precision of the analytical calculation can still be acceptable. 
. Hexagonal pattern[10]
This pattern was proposed by HTC Inc. in 2013. In Fig. 19 , the structural parameters and the partition strategy are indicated. As indicated in this gure, by suitable partition, this pattern can be divided into many rectangular and triangular sub-patterns. By this partition strategy, the formulae in Table 2 can be employed for these sub-patterns to calculate the total capacitance. Figure 20 shows the e ect of dimensional ratio of Tx/Rx. In this gure, it should be noted that the maximal deviation between the analytical results and the simulation results is 5%.
As seen in Fig. 20 , similar results can be found as in Fig. 18 . Capacitances C U and C UT by our calculation are a little lower than those by numerical calculation. However, the sensitivity ∆C can tolerate a wider range of geometry ratios. While checking the partition in Fig. 19 , we may attribute that most of the errors come from the triangular sub-patterns. In this case, the approximation in Fig. 12 still works ne with a 5% deviation from the numerical calculation.
. Complex pattern[Y07,Y09]
In addition to HTC's pattern, we also investigate a rather complex pattern proposed by Raydium Semiconductor Inc. In Fig. 21 , the structural parameters and the partition strategy are indicated. Since this pattern is complex, the partition lines in this gure divide this pattern into many fragments or sub-patterns. Figure 22 compares the results from the analytical calculation and the numerical simulation as a function of the length of the hand. In this gure, the largest deviation between the results by the two tools was around within 20%.
The larger error may be attributed from the calculation of triangular sub-patterns. As checking our partition in Fig. 21 , one can nd there are many triangular sub-patterns with a smaller geometrical ratio for Tx/Rx in Fig. 18 . These triangular sub-patterns may deteriorate the resulted precision of the calculation.
This nding may indicate that our partition strategy is not very e cient for this complex pattern even our analytical results are still close to those by numerical simulation. If we can reduce the number of triangular sub-patterns, it is believed the precision of our analytical calculation can be improved. Nevertheless, our ndings from the results of di erent patterns would convince us that our analytical calculation has a precision competing to commercial numerical tools. 
. Discussion
According to the above results in Figs. 12-22, it can be found that our calculations were accurate enough and can compete to commercial software tools which utilizing numerical techniques.
With our analytical formulation and partition strategies, it is convenient for designers to evaluate the quantitative properties and the e ects of design parameters of a TP pattern. Especially, the computing time was largely reduced from several hours to some tens of seconds for the same structure. Since the analytical method costs little computational resource, this method is suitable for quick evaluation of e ects of design parameters in the early stages of designing an ITO pattern. In other words, an optimal set of factors can be obtained by our analytical method.
Conclusion
This paper presents a eld-based model with partition strategies to calculate the capacitances of TPs from simple patterns to a complex structure. The formulae for basic slices were derived. For complex patterns, one should be careful to make triangular sub-patterns to control the precision of the analytical calculation. By comparing with the results of Q3D TM simulations for the same TP pattern, our analytical model demonstrated an excellent accuracy for the capacitance calculation.
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